Automotive microcontroller supports hardware virtualisation: Page 2 of 2

October 21, 2020 //By Christoph Hammerschmidt
Automotive microcontroller supports hardware virtualisation
Chipmaker STMicroelectronics (ST) has announced details of its Stellar family of automotive MCUs. Developed in conjunction with Bosch, the devices have been specifically designed to meet the requirements of modern vehicle architectures - they enable virtualisation of ECUs via hardware and can therefore host multiple applications simultaneously without affecting their determinism.

With its features, the Stellar family meets the requirements of future domain and zone architectures and service-oriented communication tasks. A new concept allows users of the Stella family, in contrast to today's prevailing Linux/Posix based integration platform solutions, to integrate multiple applications developed with different tools and on different software schedules. Non-volatile Phase-Change Memory (PCM) supports the safety features with the ability to overwrite single bits and highly effective over-the-air updates without downtime.

The Stellar family houses multiple Arm Cortex R52 cores, some of which operate in lockstep and some in split-lock mode, and is also equipped with a two-stage Memory Protection Unit and a low-latency Generic Interrupt Controller. The microcontroller is suitable for hard real-time requirements up to the highest Safety Integrity Level (ASIL-D) of the ISO 26262 functional safety standard used in the automotive industry. It also features several powerful accelerators for secure data routing and mathematical functions, with sophisticated security support and extensive command and control functions for communication.


The Stellar MCUs are widely based on ARMs new architecture ©STMicroelectronics

The Integration MCU provides comprehensive, multi-level virtualisation using a Virtual Machine ID (VMID) at the network-on-chip and memory levels. Firewalls ensure complete separation at all interconnect levels, including peripherals. These firewalls allow the Stellar devices to manage the access and privileges of the virtual machines (VMs) to the peripherals, ensuring the isolation of complete mission critical functions.

At the same time, the Stellar family copes with the increasing complexity of software thanks to better utilisation of its hardware resources. This reduces the overall effort when several separate ECUs have to take care of their own housekeeping and the latency due to the communication stack has to be taken into account. In contrast, the Stellar family supports several independently running real-time operating systems without any mutual interference. These operating systems, in turn, can separately manage applications with different functional safety levels and offer high performance for encrypted communication via Ethernet or CAN buses. Each operating system has its own AES encryption accelerator, which reduces the load on the main HSMs (Hardware Security Modules) for MACSec, IPSec and CAN authentication.

The integration MCUs of the Stellar family are equipped with phase-change memory (PCM). This memory technology is characterised by short read access times. Unlike the widely used flash memories, it is possible to access, read and overwrite individual bits. PCM memories also allow Over-The-Air Updates (OTA) without downtime - even if updates affect the entire memory. In addition to increased flexibility and shorter erase/write cycles, the ability to change individual bits at run time improves safety setup by allowing individual bits to be refreshed.

ST uses its own embedded PCM technology (ePCM) for this purpose. It is specifically designed to meet the stringent requirements of the automotive sector for robust operation at high temperatures, radiation resistance, cycle stability and data retention. ePCM meets the requirements for AEC-Q100 Grade 0 with an operating temperature up to +165°C.

More information: https://www.st.com/content/st_com/en/landing-page/stellar-32-bit-automotive-mcus.html

Related articles:

ARM adds functional safety IP to CPU and GPU architectures

Vehicle E/E-Architecture: Reduce to the Max

Renesas sets the course for autonomous driving

NXP Infotainment processors, now in distribution

 

 


Vous êtes certain ?

Si vous désactivez les cookies, vous ne pouvez plus naviguer sur le site.

Vous allez être rediriger vers Google.