An IP design of the Fraunhofer IPMS, the LLEMAC-1G, part of the TSN IP Core product family, meets the highest security level ASIL-D ready according to the ISO standard 26262, which specifies the security requirements for electronic systems to meet special requirements in the automotive sector, so that hardware failures can be prevented or brought under control. The use of the pre-certified IP cores considerably simplifies the approval process for the overall system, since documents relevant to these components, such as the FMEDA (Failure Mode and Effects Analysis) or a safety manual, as well as additional implemented and tested safety features, are already available.
With Fraunhofer IPMS’ TSN IP Core Family, highly safety-relevant electronic systems for the automotive sector can be implemented with real-time-criticality, safety and reliability features. This ensures maximum functional safety for system development in the vehicle. The TSN IP cores can be flexibly implemented in individual ECUs or circuits (system-on-chip, FPGA) using a 32-bit controller interface (8-bit and 16-bit, an AXI4 stream interface, as well as AMBA APB and AHB optional) and fully synchronous description.